RF PLL Control Board PCBA

Precision Fractional-N/Integer-N Phase-Locked Loop for Frequency-Agile Radios and Microwave Links

Product Overview

The RF PLL Control Board PCBA implements a precision phase-locked loop frequency control system with an industry-leading normalized phase noise figure of merit (FOM) below -230 dBc/Hz. Supporting both fractional-N and integer-N synthesis modes, the board provides frequency resolution down to sub-Hertz steps while maintaining low in-band phase noise — the fractional-N mode uses a high-order delta-sigma modulator that shapes quantization noise to high offset frequencies where it is filtered by the loop bandwidth. Our layout isolates the charge pump output from digital switching noise through separate analog and digital ground regions connected at a single star point directly under the PLL IC — suppressing the digital noise floor that otherwise limits in-band phase noise by 10–15 dB. The multi-loop topology option supports offset-phase-locked architectures where two PLLs are cross-coupled for applications requiring ultra-low close-in phase noise below -130 dBc/Hz at 1 kHz offset. Onboard loop filter components are configurable via component population options, allowing optimization for either fast lock time (wide bandwidth, <20 µs) or low phase noise (narrow bandwidth, optimized for the VCO noise corner). SPI control with full register readback enables remote frequency management and lock-detect status monitoring. Core building block for frequency-agile tactical radios, spectrum analyzers, microwave point-to-point links, and coherent radar local oscillators.

Key Specifications

PCBA Assembly Challenges

PLL control board assembly must preserve the high-impedance charge pump output node. The trace from the charge pump pin to the loop filter carries microampere-level currents and presents an impedance exceeding 100 kΩ at DC; any flux residue, moisture absorption, or board contamination creates a leakage path that introduces reference spurs at the phase detector comparison frequency. The charge pump output trace is guarded by a driven guard ring connected to a unity-gain buffer to eliminate leakage current. The PLL IC's exposed pad serves as the analog ground reference — voiding under this pad adds inductance that modulates the PLL's substrate potential and degrades phase noise by 3–6 dB. The loop filter capacitors must use C0G/NP0 dielectric with Q > 1000 at the loop bandwidth frequency; any capacitor with lower Q introduces thermal noise that directly contributes to in-band phase noise. Post-assembly, every board is tested for charge pump leakage current at maximum voltage with a picoammeter — leakage must remain below 100 pA across temperature.

Test Strategy

PLL board testing starts with DC characterization: charge pump output current is measured at each programmable setting (0.3–5 mA) to verify accuracy within ±5%. The VCO tuning port is driven by the charge pump through the loop filter; a swept-voltage test verifies the VCO frequency-versus-voltage curve (Kvco) across the full tuning range. Phase noise is measured at the VCO output in open-loop mode (charge pump disabled) and closed-loop mode (PLL locked) to separate VCO noise from PLL in-band noise contribution. Reference spurs are measured at the phase detector frequency and its harmonics with a spectrum analyzer using a narrow resolution bandwidth. Lock time is characterized by programming a frequency step of 100 MHz and measuring the time for the VCO frequency to settle within 1 kHz of the final value. The SPI interface is verified with a full register write/readback test across all accessible registers. Fractional-N spur performance is characterized at multiple fractional word values to map spur locations and magnitudes.

PCB Manufacturing Difficulty

PLL PCB fabrication centers on the split ground plane structure. The analog and digital ground planes are separated by a 50-mil gap and joined at a single point directly under the PLL IC — misregistration of this gap by even 10 mils creates unintended coupling paths that inject digital noise into the charge pump. The reference input trace from the TCXO to the PLL must be a 50 Ω controlled-impedance line with continuous ground reference; any gap creates an impedance discontinuity that reflects the reference edge and produces timing jitter. The loop filter components must be placed with minimum trace length between stages — every millimeter of trace between the charge pump output and the first filter capacitor adds stray capacitance that modifies the loop filter transfer function. Impedance coupons on each panel verify the dielectric properties of the Rogers 4003C layer. Finished boards undergo isolation testing between the analog and digital ground nets with a milliohmmeter to confirm that only the single star-point connection exists.

More information