RF Frequency Synthesizer Board PCBA

Ultra-Low Phase Noise PLL/VCO Synthesizer for Test Instrumentation, SATCOM, and SDR Platforms

Product Overview

The RF Frequency Synthesizer Board PCBA delivers ultra-low phase noise frequency generation from 25 MHz through 15 GHz using advanced fractional-N PLL architecture with integrated VCOs, internal frequency dividers, and output multipliers. The board achieves better than -125 dBc/Hz phase noise at a 10 kHz offset from a 10 GHz carrier — performance that enables high-order modulation schemes (up to 4096-QAM) and Doppler-sensitive radar processing where close-in phase noise directly limits minimum detectable velocity. Our layout isolates the VCO cavity using a continuous ground enclosure formed by via stitching at λ/20 spacing, preventing microphonic pickup from board vibration and thermal gradients that would otherwise degrade close-in phase noise by 5–10 dB. The reference path includes an onboard TCXO or OCXO with frequency stability options down to ±10 ppb, with provision for external 10 MHz reference locking for GPS-disciplined applications. Loop filter components are placed with Kelvin-connected ground returns to minimize parasitic capacitance that degrades phase margin and increases lock time. SPI-programmable registers with double-buffered frequency words allow on-the-fly frequency changes with sub-50-microsecond lock times — essential for frequency-hopping spread-spectrum systems. Applications span test instrumentation, SATCOM up/downconverters, software-defined radio platforms, and radar exciters.

Key Specifications

PCBA Assembly Challenges

Synthesizer assembly demands extreme cleanliness in the VCO and loop filter regions. Flux residue under the loop filter components — particularly the high-impedance nodes connecting the charge pump output to the VCO tuning port — creates a leakage path with resistance as low as 10 MΩ, which shifts the VCO tuning voltage and introduces low-frequency phase noise spurs. The board undergoes an aqueous wash process after reflow, followed by ionic contamination testing to verify surface resistivity above 100 MΩ. The VCO resonator components (high-Q inductors and varactor diodes) must be placed with minimal lead length — every 1 mm of additional trace on the VCO tank circuit reduces the loaded Q by 5–10%, directly degrading phase noise. The reference TCXO/OCXO is mechanically isolated from the board using compliant mounting to prevent board flexure from coupling into the crystal element. Post-assembly, boards are baked at 85°C for 24 hours to drive off any residual moisture before phase noise characterization.

Test Strategy

Synthesizer testing begins with phase noise measurement using a signal source analyzer or phase noise test system with cross-correlation to push the noise floor below the DUT. Phase noise is measured at offset frequencies from 10 Hz to 10 MHz at multiple carrier frequencies spanning the range. Lock time is measured by triggering a frequency change via SPI while capturing the VCO tuning voltage and RF output on a wideband oscilloscope with frequency-discriminator demodulation. Spurious output is characterized on a spectrum analyzer from 10 MHz to 26.5 GHz with the synthesizer locked at a grid of frequencies — particular attention is paid to integer boundary spurs in fractional-N mode. Reference feedthrough is measured with a narrow resolution bandwidth. Frequency accuracy is verified against a GPS-disciplined rubidium reference. Each board undergoes a 72-hour burn-in with continuous phase noise monitoring to detect any degradation from component aging or contamination.

PCB Manufacturing Difficulty

Synthesizer PCB fabrication requires isolation structures that suppress digital noise coupling into the analog PLL and VCO sections. The board employs split ground planes — analog and digital — connected at a single star point directly under the PLL IC. The VCO cavity is formed by a continuous ring of ground vias (via stitching at 1 mm spacing) on all layers, creating a Faraday cage that suppresses radiated coupling from the digital section. The loop filter components are placed on inner layers between ground planes to minimize stray capacitance. The reference input trace from the TCXO to the PLL IC must be a 50 Ω controlled-impedance line with no vias, as each via adds 0.5–1 nH of inductance that shapes the reference slew rate and affects in-band phase noise. Finished boards are verified with impedance TDR on all RF and reference paths and with isolation testing between analog and digital ground regions.

More information