CPO Optical Module Mainboard PCBA

14–22 Layer 1.6 Tbps Silicon Photonics Co-Packaged Optics Board

Product Overview

The CPO (Co-Packaged Optics) mainboard PCBA represents the frontier of optical interconnect technology, integrating silicon photonics engines directly adjacent to switch ASICs for 1.6 Tbps aggregate bandwidth per module. By eliminating copper traces between switch SerDes and pluggable optical transceivers, CPO reduces per-bit energy by over 50% compared to traditional 800G pluggable modules. Our assembly process handles precision die-attach of photonic integrated circuits (PICs) with sub-micron alignment to fiber array units (FAUs), alongside EIC driver chips and micro-lens arrays. The board employs ultra-low-loss laminates with glass-weave skew control and laser-drilled microvias for dense routing. Deployed in next-generation 51.2T and 102.4T AI cluster switches where optical reach, power efficiency, and bandwidth density are critical.

Key Specifications

PCBA Assembly Challenges

CPO assembly merges the precision of semiconductor packaging with the scale of PCB manufacturing — it is the most demanding PCBA process in the AI hardware ecosystem. The silicon photonics PIC die, typically 5×8 mm with edge-coupled grating couplers, must be attached with sub-micron placement accuracy (±0.5 µm in X/Y and ±0.1° in rotation) to align with the fiber array unit (FAU). This is achieved through active alignment: during die-attach, light is coupled through the PIC while a 6-axis precision stage adjusts position in real time, locking when insertion loss drops below 2 dB per facet. The FAU — a precision-machined V-groove block holding 8 or 16 single-mode fibers — is then epoxy-bonded in place and UV-cured, requiring stability over the full operational temperature range (-5°C to 85°C) without microbending loss. The EIC (electronic integrated circuit) driver chip is assembled as a flip-chip BGA or Cu-pillar interconnect adjacent to the PIC, with solder joint heights controlled to ±5 µm to maintain the RF launch geometry. All optical sub-assembly steps occur in an ISO Class 6 cleanroom environment to prevent particulate contamination on optical surfaces. Post-attach, the optical path is sealed with index-matched epoxy and a protective lid, and the remaining SMT components (passives, VRMs, connectors) are assembled in a standard SMT line with ESD protection. The completed board undergoes 100% visual inspection of all optical interfaces under 500× magnification.

Test Strategy

CPO module testing integrates optical, electrical, and system-level validation. After PIC attach but before lid seal, optical insertion loss is measured at 1310 nm across all 8 channels, with each channel required to show less than 4 dB total loss (PIC + FAU coupling). Post-seal, the module undergoes full electro-optical testing: 200G PAM4 electrical signals are driven into the EIC input, and the modulated optical output is captured on a sampling oscilloscope to measure TDECQ (Transmitter and Dispersion Eye Closure Quaternary) — values must stay below 3.0 dB per IEEE 802.3df. Receiver sensitivity is tested with a stressed optical source, confirming BER < 1E-12 at -8 dBm input power. Optical return loss is measured with an OTDR to verify < -30 dB reflections at all connector interfaces. Thermal cycling runs the module from -5°C to 85°C over 500 cycles with continuous optical power monitoring — any channel showing > 1 dB power variation during cycling is flagged for failure analysis. Final system-level testing integrates the CPO module into a representative 51.2T switch platform, validating full-mesh traffic across all optical ports at 100% load for 72 hours, measuring FEC statistics and ensuring zero uncorrected codewords.

PCB Manufacturing Difficulty

The CPO module PCB combines extreme electrical and mechanical precision requirements. At 14–22 layers of Megtron 7 with low-Dk glass cloth (Dk 3.3 ±0.05, Df < 0.002 at 28 GHz), the laminate must provide exceptional high-frequency performance while maintaining mechanical stability for optical alignment. Registration tolerance is the tightest in the industry at ±1 mil, driven by the need for precise PIC and EIC pad alignment — a 1 mil lateral offset translates to measurable RF launch impedance discontinuity and additional insertion loss. The PIC landing zone is a milled cavity or precision-routed recess in the PCB surface with depth tolerance held to ±10 µm to set the correct vertical alignment between the PIC edge couplers and the FAU fiber cores. Laser-drilled microvias (50–75 µm) are used extensively under the EIC and switch ASIC regions, with stacked structures requiring zero-registration stacking across sequential lamination cycles. Backdrilling removes via stubs on all high-speed signal layers, with stub length controlled to under 4 mil for signals operating up to 56 GHz (112 Gbps PAM4 Nyquist). Impedance is verified by TDR on every panel, with differential 100 Ω pairs held to ±7%. ENEPIG surface finish provides both solderable and wire-bondable surfaces — critical because some CPO designs use wire bonds between the PIC and the PCB for low-speed control signals. Every finished board undergoes 100% AOI, flying probe continuity test, and laser profilometry of the PIC cavity before release to assembly.

More information